Logo of Huzzle

CPU Design Methodology Engineer

image

NVIDIA

Aug 7, 2024

  • Job
    Full-time
    Senior Level
  • Hillsboro
  • Quick Apply

AI generated summary

  • You need a Master's in Computer/Electrical Engineering, 5+ years in chip design, RTL (Verilog), UVM, coding in Perl/Python, with SOC integration experience. Synthesis skills are a plus.
  • You will develop methodologies for efficient SOC design, identify process inefficiencies, and ensure high-quality RTL through design checks and reviews for the physical design team.

Requirements

  • - A Masters in Computer or Electrical Engineering or equivalent experience
  • - 5+ years of experience in chip design, specializing in SOC integration and design automation
  • - Excellent analytical and problem-solving skills
  • - Experience in RTL design (Verilog), verification (UVM, System Verilog), System-On-Chip design/integration flow, and design automation
  • - Strong coding skills in Perl, Python, or other industry-standard scripting languages
  • - Experience in synthesis and physical design is a plus
  • - Good interpersonal skills.

Responsibilities

  • Define and develop system-level methodologies and tools to build SOCs in an efficient and scalable manner
  • Identify inefficiencies and improvement opportunities in the front-end chip implementation process and propose ideas to address them
  • Own front-end design quality checks and reviews to present the physical design team with high-quality RTL

FAQs

What is the job title for this position?

The job title is CPU Design Methodology Engineer.

What qualifications are required for this role?

A Masters in Computer or Electrical Engineering or equivalent experience is required.

How many years of experience are needed in chip design?

A minimum of 5 years of experience in chip design, specializing in SOC integration and design automation is required.

What skills are important for this position?

Excellent analytical and problem-solving skills, experience in RTL design (Verilog), verification (UVM, System Verilog), System-On-Chip design/integration flow, strong coding skills in Perl, Python, and good interpersonal skills are important.

Is experience in synthesis and physical design beneficial for this role?

Yes, experience in synthesis and physical design is considered a plus.

What will the engineer be responsible for in this role?

The engineer will define and develop system-level methodologies and tools for SOC building, identify inefficiencies in the chip implementation process, and own front-end design quality checks and reviews.

What kind of teams will the engineer interact with?

The engineer will interact directly with unit-level ASIC, Physical Design, CAD, Package Design, Software, DFT, and other teams.

What is the salary range for this position?

The base salary range is between 128,000 USD and 258,750 USD.

Are there additional benefits offered with this position?

Yes, in addition to a competitive salary, equity and a generous benefits package are offered.

Does NVIDIA support diversity and equal opportunity in hiring?

Yes, NVIDIA is committed to fostering a diverse work environment and is proud to be an equal opportunity employer.

Manufacturing & Electronics
Industry
10,001+
Employees
1993
Founded Year

Mission & Purpose

Since its founding in 1993, NVIDIA (NASDAQ: NVDA) has been a pioneer in accelerated computing. The company’s invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined computer graphics, ignited the era of modern AI and is fueling the creation of the metaverse. NVIDIA is now a full-stack computing company with data-center-scale offerings that are reshaping industry.